Power saving is a key strategic advantage of using clock gates as they reduce idle dynamic power significantly. However, the current architecture only targets the clock gating for its loads. The ...

In this paper, we propose the design of Low Power universal gates like NAND and NOR. The proposed gates have been designed in such a way that the paths formed between the supply and ground rails are ...